High Level Synthesis for Retiming Stochastic VLSI Signal Processing Architectures

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An efficient CAD tool for High-Level Synthesis of VLSI digital transformers

Digital transformers are considered as one of the digital circuits being widely used in signal and data processing systems, audio and video processing, medical signal processing as well as telecommunication systems. Transforms such as Discrete Cosine Transform (DCT), Discrete Wavelet Transform (DWT) and Fast Fourier Transform (FFT) are among the ones being commonly used in this area. As an illu...

متن کامل

High level synthesis for non-manifest digital signal processing applications

High throughput streaming applications operate in an environment where continuous processing of information takes place. An important class of such applications are embedded systems for digital signal processing, DSP , in which the algorithms of the system are applied to streams of signals. The variety of these applications is large and encompasses algorithms for filtering audio and video signa...

متن کامل

Stochastic Mixed-Signal VLSI Architecture for High-Dimensional Kernel Machines

A mixed-signal paradigm is presented for high-resolution parallel innerproduct computation in very high dimensions, suitable for efficient implementation of kernels in image processing. At the core of the externally digital architecture is a high-density, low-power analog array performing binary-binary partial matrix-vector multiplication. Full digital resolution is maintained even with low-res...

متن کامل

High-level synthesis of recoverable VLSI microarchitectures

Two algorithms that combine the operations of scheduling and recovery point insertion for high-level synthesis of recoverable microarchitectures are presented. The first uses a prioritized cost function in which functional unit cost is minimized first and register cost second. The second algorithm minimizes a weighted sum of functional unit and register costs. Both algorithms are optimal accord...

متن کامل

High-level synthesis framework for crosstalk minimization in VLSI ASICs

Capacitive crosstalk noise can affect the delay of a switching signal or induce a glitch on a static signal causing timing violations or chip failure. Crosstalk noise depends on coupling parasitics, driver strength, signal timing characteristics, and signal transition patterns. Layout level crosstalk analysis techniques are generally pessimistic and computationally expensive for large designs d...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Procedia Computer Science

سال: 2018

ISSN: 1877-0509

DOI: 10.1016/j.procs.2018.10.346